HOME  /  SEARCH
Main Contributions
SCI
Conference
Patents
Papers
SCI
Others
Patents
International
Domestic
Commercialization
Transfer(기술이전)
Guidance(기술지도)
Testbed(시제품)
Award(수상실적)
 
 Home > Achievement > Main Contributions > SCI > A design of a 92.4% Efficiency Triple-Mode Control DC-DC Buck Converter with Low Power Retention Mode and Adaptive Zero Current Detector for IoT/Wearable Applications

Domestic/International 국외  Principal Author Kang Yoon Lee, Keum Cheol Hwang, Youngoo Yang 
Title A design of a 92.4% Efficiency Triple-Mode Control DC-DC Buck Converter with Low Power Retention Mode and Adaptive Zero Current Detector for IoT/Wearable Applications 
Journal IEEE TRANSACTIONS ON POWER ELECTRONICS (Impact Factor : 4.953 ; JCR 상위 5%) 
Authors Young-Jun Park, Ju-Hyun Park, Hong-Jin Kim, Hocheol Ryu, SangYun Kim, , YoungGun Pu, Keum Cheol Hwang, Youngoo Yang, Minjae Lee, Kang-Yoon Lee 
Date 2016년 월 Page  
Volume PP   Number PP 

 This paper presents a Retention/PFM/PWM mode DC-DC buck converter with adaptive zero current detector (AZCD) and spread spectrum clock generation (SSCG) for IoT/Wearable systems. The proposed DC-DC buck converter is capable of handling loads from 10 μA to 20 mA with high efficiency by applying Triple-Mode (Retention mode, Pulse Frequency Modulation (PFM) mode and Pulse Width Modulation (PWM) mode), Gate Split technique, and AZCD. Retention mode is proposed to extend wide load range at ultra-light load. Gate Split technique adjusts the conduction loss and switching loss. AZCD reduces the operation duty of the high-speed comparator and avoid reverse current below light load. In IoT applications, each node communicates with other nodes through a Bluetooth Low Energy (BLE) Transceiver, which consumes very low current and is highly sensitive to supply noise. Therefore, the proposed DC-DC buck converter adopts the SSCG technique to reduce electromagnetic interference (EMI) by up to 18 dB. This chip is implemented using 0.13 μm CMOS technology with an active area of 820x800 μm2. The maximum power efficiency of the proposed DC-DC buck converter is 92.4 % at a switching frequency of 2.5 MHz when the load current range is 10 mA to 20 mA. The input voltage range and the regulated output voltage are 2.2 – 3.3 V and 1.7 V, respectively. In addition, the proposed DC-DC buck converter achieves over 74.2 % efficiency in Retention mode when the load current range is from 10 μA to 500 μA.

view list 

Jump to:  


   
이용약관 | 개인정보취급방침 | 이메일주소무단수집거부 | 책임의한계와법적고지 | 검색결과수집거부
경기도 수원시 장안구 서부로 2066 성균관대학교 자연과학캠퍼스 제1공학관 무선에너지하비스팅통신융합연구센터 23530호
(우: 440-746)
Tel: 031-299-4674 Fax: 031-299-4673
Copyright © 2014 무선에너지하비스팅통신융합연구센터 All rights reserved
Supported by ONTOIN